In this paper, we investigate the multilayer exposure misalignment (overlay) errors induced in heterogeneously bonded III-V material on silicon. By using an electron beam writer as metrology tool we obtained overlay distortion maps by detecting positions of alignment marks in an array defined on 250 nm InP layer bonded to a 2" silicon substrate. The accuracy of our metrology method was quantified on bare Si wafers in the absence of bonding. Significant pattern distortion exceeding the assessed 3σ standard deviation of 15 nm appeared when repeating measurements on a 2" Si wafer after changing its orientation in the e-beam cassette slot. This did not happen for a 4" Si wafer, which had identically-sized pattern exposed in its centre. For the bonded wafers, the smallest degree of linearly-corrected overlay errors, limited by the distortion close to the cassette slot edge, was obtained for the directly bonded wafer, with the alignment marks both formed and measured in the InP layer after bonding (equivalent to single-sided processing of the bonded layer). Large InP layer deformations exceeding 1 μm were observed for the wafer bonded using thick adhesive BCB polymer, with the alignment marks formed in the InP wafer before bonding and subsequent measurement (equivalent to doublesided processing of the bonded layer). InP layer deformation was reduced by processing the directly bonded wafer in a double-sided manner. These results indicate considerable limitations of the double-sided processing approach for device fabrication requiring precise alignment to pre-defined device structures, especially when using thick adhesive BCB bonding. On the other hand, superiority of the single-sided processing approach is demonstrated for the directly bonded wafers, where high alignment precision is achievable even after prolonged high-temperature exposure during fabrication. The findings of this paper can hopefully provide insight in optimizing the fabrication for efficient and high-performance on-chip photonic integrated devices.
I. INTRODUCTION
Availability of advanced silicon processing infrastructure, achieved through the development of integrated electronic circuits, is the main reason for large interest in low cost, high-scale production silicon-based photonic integrated circuits (PICs) [1] [2] [3] . However, the indirect bandgap of silicon 4 is a serious drawback for realizing efficient on-chip light sources, meaning that light either has to be coupled into the PIC from an external light source 5 , or a different material capable of efficient light emission has to be integrated on the silicon wafer 6 . Perfect candidates for realizing active functionality of the photonic onchip devices combined with silicon strengths are directbandgap group III-V semiconductor materials 7 . The main problem of III-V on Si integration is inherent differences in material parameters. Monolithic integration approaches [8] [9] [10] , where III-V material is epitaxially grown on silicon, usually rely on defect-blocking structures, as the major issues are mismatched polar/nonpolar interfaces, differences in lattice constants and thermal expansion coefficients. The alternative heterogeneous integration methods [11] [12] [13] , where two already grown semiconductor wafers are bonded together either directly or through some intermediate layer, are mostly limited a) ausa@fotonik.dtu.dk b) kryv@fotonik.dtu.dk by thermal expansion coefficients mismatch. Specifically, the linear thermal expansion coefficient for InP (α InP = 4.6 · 10 −6 • C −1 ) 14 is almost twice that of Si (α Si = 2.6 · 10 −6 • C −1 ) 15 . While critical for the integration itself, differences in material parameters is by no means less important for the subsequent fabrication of photonic devices. High-temperature treatment is important for oxidation, diffusion processes, contact annealing, and material (re-)growth. Constraints on processing temperatures are determined by the bonded materials themselves, intermediate materials facilitating integration, and thickness of strained III-V layer on Si 16 . Of course, for CMOS compatibility even stricter requirements may apply.
Another important issue is the high-precision alignment needed between different device structures during fabrication. This can be for embedding gain material into the photonic crystal cavities and waveguides for lasers 17 , modulators 18 and photodetectors 19 , contacts for electrical operation 20 , light coupling to/from active III-V layer to passive Si circuitry 21 , or a combination of these. However, wafer processing between exposure steps can alter the initially defined device patterns and their relative positions to alignment marks through complicated wafer geometry changes arising from induced stress, inplane or stretching deformations 22 , wafer chucking during lithography 23 , etc. If not anticipated and properly corrected, all of these effects can result in misaligned structures, which may be detrimental for the device performance. For advanced silicon electronics manufactur- ing, novel process control methods of predicting and minimizing process-induced overlay errors between optical lithography steps through high-order corrections 24 are constantly being developed 25 to meet the ever-tightening error budgets. Unfortunately, such methods may not apply for Si photonics processing, where semi-automatic (or even manual) alignment 26 in less-modern DUV or electron beam lithography systems may need to be used. Unless some special self-aligning device designs are used 27 , process success usually relies on a high density of dedicated alignment marks. Needless to say, sacrificing device area for alignment marks is undesirable, cost-inefficient and time consuming, and therefore information on the wafer-scale non-uniformity of the III-V on Si wafers is desired in the design and processing optimization.
In this paper we present linearly-corrected misalignment (overlay) error measurements for a 250 nm InP layer bonded to a 2" Si substrate by adhesive BCB and direct bonding techniques. To our knowledge, this is the first systematic experimental attempt to quantitatively estimate the degree of misalignment errors of the heterogeneously bonded III-V layers on Si with such precision.
Increased understanding of processing-induced alignment errors allowed us to greatly improve fabrication outcome of our photonic crystal devices with buried heterostructures ( Fig. 1) , and to transition from unpredictable misalignment between structures on the order of a few hundred nm's in BCB bonded samples to consistent alignment of 10's of nm in directly bonded samples.
II. EXPERIMENTAL
In this section, we will describe the process of wafer bonding using adhesive-polymer benzocyclobutene (BCB) as well as the direct bonding approach. The formation of alignment marks (crosses) in the bonded InP layers in a single-and/or double-sided processing configurations as well as on reference silicon substrate will be explained. Finally, the main principles of using e-beam as metrological tool to determine bonding-induced overlay errors will be introduced.
A. Wafer bonding and formation of alignment marks
Multiple wafers have been prepared in a MOCVD reactor by epitaxially growing a 250 nm InP layer on top of a lattice-matched etch-stop InGaAs layer on a 2" (100)-orientation InP substrates. These wafers were then divided into two groups for the BCB and direct bonding experiments.
Dry etching was used to define the alignment marks in the epitaxial InP layer before the BCB bonding. For this purpose, non-stoichiometric 200 nm silicon nitride (SiNx) layer was deposited on the InP wafer by PECVD method as an etch mask. ZEP520A positive e-beam resist with the thickness of ∼500 nm was then spin-coated, in which a 3x3 cm sized array of 21x21 alignment marks (crosses) was exposed, each having an arm length of 375 μm and a width of 2 μm, with a distance of 1.5 mm between the centres of two neighbouring marks. After development, the array pattern was transferred from the resist to the underlying SiNx layer using RIE etching with CHF 3 /O 2 . After resist stripping, a subsequent pattern transfer from the SiNx mask to the 250 nm InP layer was performed by a chlorine-based ICP etch (the openings are etched into the InP layer instead of having the InP material as the alignment marks, because in this way, we can be certain that measured deviation from the designed position is not just the localized distortion or adhesion issue of the alignment mark itself, but it actually represents the deformation of the surrounding bonded InP layer). The rest of the SiNx was removed by another RIE etch. Finally, a 1 μm thick SiO 2 layer was deposited on the InP wafer in PECVD, while a 1.3 μm thick SiO 2 layer was thermally grown on a 2" (100)-orientation Si. The choice of introducing SiO 2 on both wafers is partially related to increased adhesion to BCB, but for our purposes it also serves as a sacrificial layer to form a free-standing InP membrane during the fabrication of photonic crystal devices 28 . SiO 2 is also commonly used as an intermediate optical-coupling layer between III-V and Si, and the layer structure used in our experiments thus represents rather general case.
Transfer of the epitaxial top InP layer with the defined alignment marks using the adhesive BCB-polymer layer to the Si substrate followed next. Both wafers were treated with AP3000 adhesion promoter, and then a 2.5 μm thick layer of BCB (Cyclotene 3022-46) was spincoated on Si/SiO 2 , followed by 5 min soft-bake at 90
• C. The wafers were then stacked on top facing each other and placed inside the wafer bonder to cure/polymerize BCB for 1 hour at 250
• C temperature in vacuum under an applied 2 kN force. After the bonding was complete, The wafer processing and bonding flow described previously can be considered as an example of the doublesided process, in which the initial structures are first formed on the top-side of the III-V layer, followed by wafer bonding, and subsequent alignment and processing from the back-side of the III-V layer after uncovering it by the substrate/sacrificial layer removal. If wafer bonding precedes the formation of the initial structures, the alignment and further processing is realized from the same side of the III-V layer, hence denoted as the single-sided process. These methods are schematically illustrated in Fig. 2 .
Both the single-and double-sided processing methods were used to prepare a batch of directly bonded wafers for the metrology experiments. The process flow for fabricating the alignment marks in the top InP layer is very similar to the one presented earlier, with two main exceptions: 1) we used crystallographic-orientation dependent anisotropic H 3 PO 4 :HCl solution with 1:4 ratio to transfer the marks from the SiNx mask to the InP layer, instead of dry ICP etching, and 2) no PECVD SiO 2 layer was deposited on the InP side before the wafer bonding, as no thick adhesive-layer separates the InP from the thermal glass on silicon in the final stack.
The direct InP to Si wafer bonding presented here uses an intermediate thin Al 2 O 3 layer to achieve a high bond strength and avoid problems associated with bonding of two dissimilar surfaces 12 . Both InP and Si/SiO 2 wafers were placed in an ALD chamber, where a thin 2 nm Al 2 O 3 layer was deposited at 200
• C on each side of the wafers. Al 2 O 3 provides surfaces rich in OH-groups, which results in the immediate hydrogen bonding facilitated by the Van der Vaals forces after placing the wafers together 29 . The surfaces are further bound and the bond strength is increased by placing the wafer stack in a wafer bonder for 1 h at 300
• C in vacuum with a force of 2 kN applied to the stack. Next, the InP substrate and InGaAs etch-stop layer was removed as described previously leaving the 250 nm InP layer on Si.
From the fabrication standpoint, the single-sided processing approach is advantageous as the crucial bonding step is performed early in the III-V processing stage. This reduces the chance of introducing particles on the wafer surface, which causes the decrease of bonding yield and in the extreme case can even lead to bonding failure. In terms of wafer surface preparation prior to bonding, no special cleaning was done neither for the InP wafers taken directly from the MOCVD reactor after the epitaxial growth, nor for the InP wafers with the preetched alignment marks. While in the first case defectfree bonding was obtained, some voids appeared on the pre-processed wafer layer after the InP substrate removal, which in principle could be avoided with proper cleaning procedure.
Regarding material limitations, cured BCB is supposed to be stable up to 350
• C temperature, above which the glass transition occurs 30 . This is the reason why BCB bonding may generally not be suitable for the single-sided processing approach where, for example, prolonged high temperature exposure is required or certain chemical resistance limitations apply.
The main limitation of the III-V to Si direct bonding is related to the mismatch in the thermal expansion coefficients. For bonding temperatures above 300
• C, the stress values in InP bonded to Si exceeds the critical stress limits and dislocations in the InP wafer are generated 31 . Using low-temperature bonding with a thin Al 2 O 3 as an intermediate layer overcomes this issue while preserving the bond quality. After the substrate removal, the temperature limit of the critical stress values in III-V bonded to Si depends on the III-V layer thickness. A reasonably thin InP layer (250 nm in our case, corresponding to ∼ λ 2 for the 1550 nm wavelength inside the InP layer) is generally able to withstand much higher temperatures without exceeding the critical stress values and generating dislocations 32 . The directly bonded InP samples presented in this paper were annealed at 650
• C tem-perature in a phosphine atmosphere inside the MOVPE reactor for 15 min, as necessary for surface de-oxidation before the material regrowth. The ability to tolerate such temperatures without the generation of dislocations and shifting of pre-defined structures is critically important for the subsequent alignment steps and proper functioning of the fabricated devices. Finally, in a similar fashion arrays of alignment marks were also exposed and transferred to 2" and 4" (100)-orientation bare Si wafers with thickness of 350 μm. Checking the alignment marks positions on these wafers helped us to determine the accuracy and limitations of our e-beam system used in metrology experiments.
B. Metrology measurements on bonded wafers
In order to determine the overlay accuracy for different InP to Si wafer bonding and processing approaches presented in this paper, we used the JEOL JBX-9500FSZ e-beam system both for lithography and as a metrological SEM. Quality control of the overlay accuracy for standard Si processing demonstrated the achievable performance to be well within specifications of the machine 33 . For pattern writing, wafers were clamped in the central slot of a titanium cassette, loaded onto the e-beam stage, and thermally stabilized for a few hours to limit temperature drift to within 0.01
• C during the single scan. Thermal drift is the most dominant overlay error source 34 , thus using Ti cassette allows for better thermal stability, as its thermal expansion coefficient is a few times smaller than that of aluminium. Next, the instrument column was calibrated for an electron beam current of 6 nA, which in conjunction with an aperture size of 80 μm corresponds to a beam diameter just below 10 nm.
The E-beam metrology procedure consists of three main parts: sample positioning using alignment marks, measurement of an array of alignment marks, comparison and correction of designed and measured positions.
Sample positioning is realized by first placing the bonded InP/Si wafer into the cassette, manually adjusting it in the cassette window, and then tightly clamping from the back-side with the leaf-spring loaded backing plate. The cassette is then loaded onto the e-beam stage, where a 100 keV beam scans across arms of two global alignment marks (crosses) in x -and y-directions, resulting in a detectable backscattered-electrons signal from the topography and Z (atomic number) contrast, which in turn allows to determine the centre-positions of the scanned marks. Measured centre-positions are then compared to designed values, and wafer magnification (gain), shift and rotation are corrected by the machine for subsequent array scanning.
Metrology scanning is performed right after e-beam calibration and wafer position correction. A metrology scan file contains the design coordinates of an array of alignment marks and parameters for optimal signal detection. Six independent scans are performed in total, where each mark in the array is scanned at three different arm-positions and each measurement is performed twice by changing the stage movement pattern (x -and y-raster type scans) with a fine-scan width of 12 μm or less. Scanning at different positions allows to obtain a complete set of data even if some of the experimental values are corrupt due to, for example, particles or bonding defects at some scanning positions. Also, averaging over multiple measurements reduces random position detection errors.
Finally, a data file is generated for each array scan in which the difference between the designed and measured position of each individual alignment mark is recorded. After removing data points corrupted by erroneous detection due to defected marks, the measurements are averaged and the overlay error vector map is plotted after calculation and correction of the linear components of magnification M x and M y , shift and rotation 24 . In this manner, each vector represents the direction and magnitude of the x -and y-component of the overlay error at the designed position of the alignment mark.
III. RESULTS AND DISCUSSION
In this section, the e-beam metrology system precision in our experiments will be assessed, followed by overlay error measurements for the BCB and directly bonded wafers processed in the double-and single-sided manner. After discussion of the observed characteristic features in each case, a comparison will be made.
A. Quantifying baseline overlay accuracy for e-beam metrology
Before analysing e-beam metrology results for the bonded wafers, it is important to estimate accuracy and limitations of the metrology system itself. For this purpose, we used bare 2" and 4" Si wafers. Following exposure and dry etching procedure of alignment marks similar to that described in section II A, the wafers were then placed back into the e-beam cassette for overlay error estimation. The wafers were also rotated in the cassette and the measurements were repeated in order to identify the possibility for orientation-and/or position-bias.
Overall uniformity and repeatability of measurements is assessed by subtracting pairs of measured vector maps (see II B) between placing and re-placing Si wafers keeping the same orientation in the cassette slot. The data for 2" Si wafer is plotted in a form of histogram for xand y-coordinates separately (Fig. 3) . The statistical 3σ standard deviation is found to be 15 nm for both xand y-directions. However, to our surprise, the linearly corrected overlay errors in measured individual vector maps on a bare 2" wafer in some areas exceed the estimated deviation. Even more surprisingly, repeated measurements after rotating the wafer in the cassette window by 180
• , and after subtracting these vector maps from each other to investigate the possibility of exposureor measurement-bias showed unusually large deviations across the wafer, close to the cassette slot edge (Fig. 4) .
Additional rotation by 90
• resulted in even different deviation pattern of similar magnitude. These results indicate that, first of all, overlay errors exceeding metrology • from the non-rotated wafer. Black circle indicates outline of the 2" wafer; the scale bar is for the vectors.
accuracy are present even after the transfer of exposed pattern to a bare Si wafer, and furthermore, changing wafer orientation in the cassette slot with respect to its original orientation during the initial pattern exposure introduces significant non-uniform deformations which cannot be corrected by the linear correction methods used by conventional e-beam systems.
In order to better understand the origin of these observations, we repeated the metrology experiments on a 4" Si wafer with the same 3x3 cm size pattern defined in the wafer centre. We found that the measured overlay errors are within the limits of the metrology accuracy both for the wafer in its original orientation of the 4" Ti cassette window and after the 180
• rotation (Fig. 5) .
The results indicate that in order to minimize the multilayer exposure overlay distortion appearing in the vicinity of the cassette slot edges, the effective wafer area must be significantly reduced beyond that of the wafer diameter. Whether the distortion origin is mechanical (wafer clamping, particles between the wafer surface and the cassette slot edge) or electromagnetic (electron beam distortion, charging) 34 is an open question. Unfortunately, it means that this random behaviour cannot be separately and systematically corrected using the conventional linear correction methods, putting additional wafer handling and processing constraints. Its contribution to the total overlay error for our metrology measurements of the InP wafers bonded to 2" Si wafers is also expected. • from the non-rotated wafer. Topleft schematic indicates the position of the pattern on the 4" wafer (black circular outline); the scale bar is for the vectors.
B. Distortion of BCB bonded double-side processed wafer
As discussed in section II A, for the BCB bonded wafer the array of alignment marks is scanned from the side opposite to which it was defined, representing the doublesided processing approach. Using the same approach as for Si, the 3σ standard deviation for the detection of dry etched alignment marks in BCB bonded InP wafer was estimated to be below 40 nm for x -and y-directions, worse than for Si. Nevertheless, the overlay distortion determined after the correction of magnification (gain), shift and rotation is found to be much greater than that (Fig. 6) . In fact, in large parts of the wafer away from the centre, the measured overlay error is on the order of 1 μm and in some parts exceeds even 2 μm. It seems that rather thick 2.5 μm BCB layer allows for stress relaxation between InP and Si wafers, and after the InP substrate and sacrificial layer removal, the 250 nm InP layer is found to be predominantly expanded along one diagonal direction, while contracted along another (implying about the presence of the orthogonal overlay distortion component 24 ). While still considered linear, orthogonality correction is beyond the standard e-beam correction capabilities, meaning that the overlay error in Fig. 6 represents the typical situation after correction for the multilayer exposure in device fabrication. Furthermore, our measurements on another BCB bonded wafer showed qualitatively similar orthogonal distortion signature, but with different orientation. This indicates that such high overlay error values are generic, but with randomly oriented orthogonality.
It was previously reported 35 that partially curing BCB prior to wafer bonding can prevent polymer reflow and to some degree improve the alignment between two Si wafers. While possible that optimization of the BCB curing prior to wafer bonding, using thinner BCB layer and temperature compensation of the thermal expansion coefficients differences for InP and Si (by adjusting top and bottom chuck temperatures in the wafer bonder) could potentially improve the overlay accuracy, this is a matter of a whole separate study.
The consequence of this significant non-uniform deformation observed for the double-side processed BCB bonded wafer is that proper wafer-scale correction by using alignment marks with large-spacing is very difficult, and in such case it is unlikely that alignment accuracy below 1 μm can be achieved when aligning structures after the BCB bonding to initial structures pre-fabricated on the InP wafer before bonding. A high density of closelyplaced dedicated chip alignment marks would be needed for finer compensation, however this would result in drastically prolonged pattern writing time, increased design complexity and added overall fabrication cost.
An additional drawback of the BCB integration method of III-V on Si as discussed in section II A is the reduced processing possibilities at elevated temperatures. The glass transition temperature of BCB at around 350
• C limits the wafer processing after bond- ing. To assess stability of the BCB bonded wafer of short, high temperature exposure, we performed a Rapid Thermal Annealing (RTA) at 420
• C for 5 s, which is a standard contact-annealing method used for improving electrical characteristics of the n-type metal contacts to semiconductors. Afterwards, repeating the e-beam metrology and subtracting the measurement results before the RTA step, we observed practically no change in the wafer deformation pattern (Fig. 7) . On the other hand, one has to keep in mind that any other longduration high temperature annealing, oxidation, deposition and/or growth/regrowth steps could be detrimental to the quality of the BCB bonded wafer.
C. Distortion of directly bonded double-and single-side processed wafers
For the directly bonded wafers, both double-and single-sided processing approaches were utilized. Doublesided processing adds additional requirements for wafer handling to avoid particle deposition on the surface before bonding. While a thick BCB layer can embed some of the smaller particles and prevent the formation of bonding defects in the InP layer, the thin Al 2 O 3 layer used as an intermediate layer for the direct bonding is incapable of that. As the InP wafer in this experiment goes through a few processing steps during the formation of the alignment marks (possibly largely increased number of steps during the fabrication of actual devices), the appearance of bonding defects is expected, and indeed is seen in Fig. 8 as an empty space inside the vector map. Greater care during wafer handling and appropriate surface cleaning procedures are necessary elements to increase bonding yield. In general, obtaining high bonding yield for any kind of direct bonding is challenging. On the other hand, the use of the single-sided processing approach greatly reduces the number of wafer handling steps prior to bonding, since the InP wafer can be bonded to the Si substrate right after the epitaxial growth and Al 2 O 3 deposition in ALD. Even though multiple processing steps might be needed for the formation of circuitry on the Si side, this is where maturity of Si processing becomes important, as the cleaning procedures are more optimized and standardized than for III-V materials.
Wet instead of dry etching of the alignment marks was used for the directly bonded wafers to improve quality and avoid high temperature during pattern transfer, however only minor improvement was determined, with 3σ below 35 nm for x -and y-directions. The metrology measurements for the directly bonded double-sided processed wafer shows overlay errors on the order of a few hundred nm's across the wafer (Fig. 8 ). It appears as if the expansion of the middle part of the wafer is unproportionally large in comparison to the outer part. The expansion looks rather symmetric with respect to the wafer centre.
Significant improvement over BCB bonding is apparent, allowing for reasonable alignment precision in most parts of the wafer even with the use of distantly-spaced, or very fine compensation with the higher density of dedicated chip alignment marks.
Finally, the overlay error for the directly bonded wafer using the approach of single-sided processing is shown in Fig. 9 . After linear data correction, the central part of the wafer has high uniformity with the residual overlay error below 50 nm. However, much larger deformation is observed in the lower left corner, next to the cassette slot edge. Because in this case the pattern exposure, transfer and metrology are performed after the bonding, it is not expected that this deformation is bonding-induced. It seems more reasonable that at this fine scale of the overlay error measurements the mechanical and/or electromagnetic effects (see discussion in section III A) dominate over the bonding-induced deformations. It was also verified that wafer rotation inside the cassette slot changes the overall overlay distortion pattern.
The uniformity of the central part of the wafer allows for precise alignment using even largely spaced alignment marks, compatible with the standard DUV stepper reticle field size, provided it is positioned with respect to the wafer centre. It should be pointed out that alignment marks generally only compensate the region within the area surrounded by them. Therefore, the outer wafer region would in principle be sacrificed by the choice of using alignment marks closer to the wafer centre. In or- der to guarantee high alignment accuracy across a larger area, and to be able to better compensate distortion near the edge-region, the use of chip marks would be needed.
Finally, to assess the wafer stability at high temperatures, we annealed the sample two times at 650
• C for 15 min in the phosphine atmosphere, and performed the metrology after each annealing step. The differencevector map between the initially measured wafer, and after the second annealing (Fig. 10) shows that high temperature processing even for extended durations does not introduce considerable additional InP layer deformations. The surface quality of the wafer also does not seem to change, although we observed some degradation of the alignment marks. Some kind of protection might be needed if the alignment marks are already fully defined in the InP layer prior to the annealing step. On the other hand, using instead alignment marks etched into Si before bonding is an attractive alternative (possible only in the single-sided processing approach).
D. Comparison of distortions of bonded wafers
Comparing the adhesive-BCB and directly bonded InP to Si wafers (and inherently double-and single-sided type processing), several compromises have to be considered.
The centre-positions of the alignment marks after the fabrication and BCB bonding are shifted non-uniformly and with a few times greater magnitude than for the directly bonded wafer using the double-sided processing approach. In general, it means that in order to achieve the same level of alignment accuracy, a more dense array of chip marks would be needed for the BCB bonding, reducing the useful area of the wafer, complicating the design, increasing the exposure as well as alignment time, and subsequently the cost. On the other hand, direct wafer bonding is more demanding than BCB bonding. It requires greater care when dealing with particles, including wafer handing, chemical cleaning and polishing, thus the high bonding yield is in principle harder to achieve.
Wafer-scale high-precision alignment on the directly bonded and single-side processed wafer is generally achievable with relaxed requirements for the density of chip marks, diminishing the above mentioned drawbacks. Still, wafer cleanliness prior to bonding is an issue, yet with reduced requirements as well (section III C).
The e-beam metrology results demonstrate the close resemblance between the overlay error measurements of the bare silicon wafer (by measuring the alignment marks etched directly into Si), and the directly bonded and single-side processed wafer (by measuring the alignment marks etched in the InP layer). It has the smallest errors from all bonded samples investigated in this paper.
IV. SUMMARY AND CONCLUSIONS
The e-beam metrology technique was employed to study bonding-induced multilayer exposure misalign-ment (overlay) errors when bonding an InP layer to a Si substrate. The metrology measurements were performed on the array of alignment marks etched into 250 nm InP layer. Adhesive BCB bonding was used for the doublesided processing approach, in which lithography and array etching is performed on the InP wafer, followed by bonding and substrate removal. Even after linear corrections of magnification (gain), shift and rotation, large deviations on the order of a few μm's were observed across the wafer. The degree of wafer deformation resulting from the double-sided processing can be significantly reduced by using direct wafer bonding instead, however with largely increased requirements for surface cleanliness to achieve high bonding-yield.
The smallest wafer bonding-induced overlay errors were demonstrated for the direct wafer bonding combined with the single-sided processing approach. In this case, the InP wafer is first bonded to Si, and then the alignment marks are lithographically defined and etched to the bonded InP layer. This approach is limited by the distortion appearing in the vicinity of the e-beam cassette slot edges, which is observed even for the bare 2" Si wafer, but not when forming identical array in the centre of the bare 4" Si wafer. Hence, optimal, e-beam precision limited alignment should be achievable for the single-side processed 2" InP wafer directly bonded to the central part of the 4" Si substrate, using the alignment marks etched in Si. The experimental results of this paper are important considering the most convenient, reliable and cost effective III-V on Si integration methods.
